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(57) ABSTRACT 
A process for fabricating single or multiple gate field plates 
using consecutive steps of dielectric material deposition/ 
growth, dielectric material etch and metal evaporation on the 
surface of a field effect transistors. This fabrication process 
permits a tight control on the field plate operation since 
dielectric material deposition/growth is typically a well 
controllable process. Moreover, the dielectric material 
deposited on the device surface does not need to be removed 
from the device intrinsic regions: this essentially enables the 
realization of field-plated devices without the need of low 
damage dielectric material dry/wet etches. Using multiple 
gate field plates also reduces gate resistance by multiple 
connections, thus improving performances of large periph 
ery and/or Sub-micron gate devices. 
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1. 
FABRICATION OF SINGLE OR MULTIPLE 
GATE FIELD PLATES 
CROSS-REFERENCE TO RELATED 
APPLICATIONS 
This application is a divisional under 35 U.S.C. S 121 of 
commonly-assigned U.S. Utility patent application Ser. No. 
10/570,964, entitled “FABRICATION OF SINGLE OR 
MULTIPLE GATE FIELD PLATES, filed on Mar. 8, 2006, 
by Alessandro Chini, Umesh K. Mishra, Primit Parikh, and 
Yifeng Wu, which application claims the benefit under 35 
U.S.C. S365 of commonly-assigned PCT Internation Patent 
Application Serial No. PCT/US04/029324, entitled “FAB 
RICATION OF SINGLE OR MULTIPLE GATE FIELD 
PLATES.” filed on Sep. 9, 2004, by Alessandro Chini, 
Umesh K. Mishra, Primit Parikh, and Yifeng Wu, which 
application claims the benefit under 35 U.S.C. S 119(e) of 
commonly-assigned U.S. Provisional Patent Application 
Ser. No. 60/501,557, entitled “FABRICATION OF SINGLE 
OR MULTIPLE GATE FIELD PLATES.” filed on Sep. 9, 
2003, by Alessandro Chini, Umesh K. Mishra, Primit 
Parikh, and Yifeng Wu, all of which applications are incor 
porated by reference herein. 
STATEMENT REGARDING FEDERALLY 
SPONSORED RESEARCH AND 
DEVELOPMENT 
This invention was made with Government support under 
Grant No. N00014-01-1-0764 awarded by the ONR MURI 
program and Grant No. F49620-99-1-0296 awarded by the 
AFOSR MURI program. The Government has certain rights 
in this invention. 
BACKGROUND OF THE INVENTION 
1. Field of the Invention 
This invention relates to semiconductor devices, and more 
particularly, to the fabrication of single or multiple gate field 
plates. 
2. Description of the Related Art 
(Note: This application references to various publications 
as indicated in the specification by reference numbers 
enclosed in brackets, e.g., X. A list of these publications 
ordered according to these reference numbers can be found 
below in the section entitled “References. Each of these 
publications is incorporated by reference herein.) 
In a semiconductor-based field effect transistor (FET), a 
large electric field arises during normal operation in the 
gate-drain access region. Field plating is a well-known 
technique for improving device performance under high 
electric field operation as well as alleviating Surface traps 
phenomena 1, 2. For example, field plating has been an 
effective and well-known technique in order to alleviate all 
the detrimental effects (breakdown voltages, trapping 
effects, reliability) that take places in devices operating at 
high electric field. 
The basic concept of field plating relies on the vertical 
depletion of the device active region, thus enabling larger 
extensions of the horizontal depletion region. This results in 
a lower electric field in the device active region for a given 
bias voltage, alleviating all the detrimental effects (low 
breakdown, trapping phenomena, poor reliability) that take 
place whenever a device is operated at a high electric field. 
Moreover, a field plate positioned in the gate drain access 
region has also the capability of modulating the device 
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active region, resulting in a decrease of Surface traps effects 
that prevent proper device operation under large radio fre 
quency (RF) signals 
What is needed, however, are improved methods of 
fabricating single or multiple gate field plates as well as 
improved structures incorporating single or multiple gate 
field plates. 
SUMMARY OF THE INVENTION 
Embodiments of the present invention provide improved 
methods of fabricating single and multiple gate field plates. 
A fabrication process according to the invention uses con 
secutive steps of dielectric material deposition or growth, 
dielectric material etch and metal evaporation on the Surface 
of field effect transistors. The advantages of the fabrication 
process include tight control of the dielectric material thick 
ness, and the absence of any exposure of the Surface of the 
device active region to any dry or wet etch process that may 
induce damage in the semiconductor material forming the 
field effect transistor. Moreover, the dielectric material 
deposited on the device surface does not need to be removed 
from the device intrinsic regions, which enables the realiza 
tion of field-plated devices without damage caused by the 
dry or wet etch processes. Using multiple gate field plates 
reduces gate resistance through the use of multiple connec 
tions, thus improving performances of large periphery and/ 
or Sub-micron gate devices. Finally, by properly adjusting 
the thickness of the dielectric material, parallel gate contacts 
can be deposited on top of the dielectric material, in order to 
significantly reduce gate resistance by electrically connect 
ing the parallel gate contacts on device extrinsic regions. 
BRIEF DESCRIPTION OF THE DRAWINGS 
Referring now to the drawings in which like reference 
numbers represent corresponding parts throughout: 
FIG. 1A is a cross-sectional and FIG. 1B is a top view of 
a field effect transistor (FET); 
FIG. 2A is a device cross-section and FIG. 2B is a device 
top view illustrating dielectric material deposition/growth; 
FIG. 3A is a device cross-section and FIG. 3B is a device 
top view illustrating dielectric material being removed from 
device extrinsic regions; 
FIG. 4A is a device cross-section and FIG. 4B is a device 
top view illustrating evaporation of gate field plate; 
FIG. 5A is a device cross-section and FIG. 5B is a device 
top view illustrating an example of multiple field plate 
Structure: 
FIG. 6 is a graph of simulation off dependence Vs. gate 
finger width: 
FIG. 7A is a device cross-section, FIG. 7B is a device top 
view and FIG. 7C is a device cross-section illustrating a 
multiple field plate device for reduced gate resistance; 
FIG. 8 is a schematic cross-section of a unit cell of a 
nitride-based HEMT (High Electron Mobility Transistor) 
device; 
FIG. 9 is a schematic cross-section of a unit cell of a 
nitride-based HEMT device having a different configuration 
from the device illustrated in FIG. 8; and 
FIG. 10 is a graph that illustrates the effect of field plate 
distance on device performance. 
DETAILED DESCRIPTION OF THE 
INVENTION 
In the following description of the preferred embodiment, 
reference is made to the accompanying drawings which 
US 9,496,353 B2 
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form a part hereof, and in which is shown by way of 
illustration a specific embodiment in which the invention 
may be practiced. It is to be understood that other embodi 
ments may be utilized and structural changes may be made 
without departing from the scope of the present invention. 
Overview 
The present invention describes a simple fabrication pro 
cess for the realization of single or multiple gate field plate 
structures for field effect transistors (FETs). The present 
invention uses simple and typically well-controlled consecu 
tive processing steps of dielectric material deposition or 
growth, dielectric material etch and metal evaporation. 
Fabrication Process 
FIGS. 1A, 1B, 2A, 2B, 3A, 3C, 4A, and 4B illustrate the 
steps of one possible realization of the fabrication process 
according an embodiment of the invention, wherein the 
fabrication process comprises a method of fabricating gate 
field plates. 
FIG. 1A is a cross-sectional and FIG. 1B is a top view of 
a field effect transistor (FET) 10 that includes source and 
drain ohmic contacts 12 and 14, a gate contact 16 and an 
active region 18. The steps of the fabrication process are 
applied on the field effect transistor 10 or other device. The 
method generally comprises performing consecutive steps 
of dielectric material deposition or growth, dielectric mate 
rial etch and metal evaporation to create one or more field 
plates on a surface of the device, wherein the steps permit a 
tight control on field plate operation and wherein the dielec 
tric material deposited on the surface does not need to be 
removed from the active region 18, thereby enabling real 
ization of a field-plated device without using a low-damage 
dielectric material dry or wet etch process. The performing 
step further comprises the steps of: (1) depositing or grow 
ing the dielectric material on the intrinsic and extrinsic 
regions of the device, wherein the dielectric material thick 
ness is controlled in order to achieve proper operation of the 
device; (2) patterning the dielectric material by the dry or 
wet etch process or by a lift-off process, so that the dielectric 
material remains principally on an active region of the 
device; and (3) evaporating a field plate on the patterned 
dielectric material, wherein gate and field plate contacts are 
electrically shorted at least at one side of the extrinsic 
region, providing a low resistance connection therebetween. 
These steps are described in more detail below in conjunc 
tion with FIGS. 2A, 2B, 3A, 3B, 4A and 4B. 
FIG. 2A is a device cross-section and FIG. 2B is a device 
top view illustrating the first step of the fabrication process, 
which comprises depositing or growing the dielectric mate 
rial 20 on intrinsic and extrinsic regions of the device 10. 
The dielectric material 20 thickness is the critical parameter 
to be controlled in order to achieve proper operation of the 
finished device 10. However, this is usually a well controlled 
process in most deposition/growth techniques, e.g., PECVD 
(Plasma Enhanced Chemical Vapor Deposition). Typical 
materials are silicon nitrides and oxides, but others can be 
used, as long as they can be patterned by dry or wet etching 
or by lift-off. 
FIG. 3A is a device cross-section and FIG. 3B is a device 
top view illustrating the second step of the fabrication 
process, which comprises patterning the dielectric material 
20, by etch or removal from device extrinsic regions 22, so 
that the dielectric material 20 remains principally on an 
active region 18 of the device 10. In the case where the 
pattern is formed by etching, it should be stressed that the 
device 10 surface will be protected during this step, pre 
venting any exposure of the Surface of the active region 18 
to any dry or wet etch process that may induce damage in the 
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semiconductor material forming the device. After this step, 
ohmic contacts 12, 14 are electrically accessible, as well as 
the gate portion 16 that resides in the device extrinsic region 
22. 
FIG. 4A is a device cross-section and FIG. 4B is a device 
top view illustrating the third step of the fabrication process, 
which comprises creating a field plate 24 on the patterned 
dielectric material 20, wherein gate 16 and field plate 24 
contacts are electrically shorted at least at one side of the 
extrinsic region, providing a low resistance connection ther 
ebetween. Preferably, metal evaporation is used to form the 
field plate 24, wherein the field plate 24 comprised of a metal 
stripe or contact. The field plate 24 is positioned in a gate 16 
drain access region, thereby providing a capability of modu 
lating the active region 18, resulting in a decrease of Surface 
traps effect that prevent proper device operation under large 
RF signals. The field plate 24 is connected to both sides of 
the device intrinsic region, and the gate 16 and field plate 24 
are electrically shorted at least at one side of the extrinsic 
region 22, providing a low resistance connection between 
the two metal lines thereof. The offset and length of the field 
plate 24 are optimized with respect to the targeted device 
performance, i.e., breakdown Voltage, RF performance, etc. 
If a multiple field plate structure is required, the three 
steps of dielectric material deposition/growth, dielectric 
material etch and metal evaporation described in FIGS. 2A, 
2B, 3A, 3B, 4A and 4B can be repeated. 
FIG. 5A is a device cross-section and FIG. 5B is a device 
top view illustrating an example of creating multiple con 
nections using multiple gate field plates in order to reduce 
gate resistance, thereby improving the performance of a 
large periphery device and/or sub-micron gate device. This 
example is a two field plate structure, which includes 
another layer of dielectric material 26 and another field plate 
28 comprised of a metal stripe or contact. Dielectric material 
26 thickness, field plate 28 length and offset with respect to 
the gate 16 and other field plates 24, and the number of field 
plates 24, 28 introduced, comprise fabrication process 
parameters. Using multiple field plates 24, 28 allows more 
freedom in device 10 design, and has a significant impact in 
the realization of high voltage devices 10. 
Another advantage of the present invention is the possi 
bility of alleviating the decrease in RF performance induced 
by gate resistance in a large periphery device. Typically, the 
frequency of maximum oscillation (f) decreases at the 
increasing of the gate finger width due to the increase in gate 
resistance. 
FIG. 6 is a graph of simulation off dependence Vs. gate 
finger width. As indicated in the graph, the introduction of 
a field plate structure shorted on both ends of the active 
region can improve f. performances of devices with large 
finger width. Using a field plate with a resistance Rf equiva 
lent to the gate resistance Rg and connected to both sides of 
the active region significantly improves f performance. 
Further improvement can be achieved by lowering field 
plate resistance. It should be stressed that this decrease will 
be observed only if the parasitic capacitances added by the 
field plate structure are negligible compared to those of the 
intrinsic device. This can be achieved by proper choice of 
dielectric material and its thickness, and has to be considered 
as an optimization process. 
Multiple connections between the gate and field plate also 
results in a significant decrease in the gate resistance. In 
order to achieve this multiple connection without severely 
degrading RF operation, a small portion of the active region 
is etched prior to gate deposition to create the multiple 
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connections between the gate and the field plates without 
degrading the device's RF operation. 
In this region, the gate and field plates can be connected 
without introducing any additional parasitic capacitance to 
the device. Again, device performance improves only if the 
introduced parasitic capacitance is Small as compared to 
those of the intrinsic device. Furthermore, the spacing 
between individual active regions is used to engineer the 
thermal impedance of the device more effectively than a 
device with a conventional topology. 
Critical parameters are the choice of dielectric material, 
the thickness of the dielectric material, and the length of the 
field plates. These critical parameters have to be considered 
as optimization steps of the proposed fabrication process. 
Using this method allows the fabrication of large periph 
ery devices with a reduced number of air bridges. Moreover, 
the fabrication of Sub-micron devices can take advantage of 
the present invention. Typically, Sub-micron gates are fab 
ricated using a T-shape process, since the T-shape reduces 
gate resistance as compared to a standard gate shape. Low 
gate resistance can be achieved even with Sub-micron gates 
by creating the multiple connections without a T-shape 
process. 
In addition, a parallel gate contact can be deposited on top 
of the dielectric material by properly adjusting the material 
dielectric thickness, in order to significantly reduce gate 
resistance by creating multiple connections using the paral 
lel field plates on the device extrinsic regions. The low 
resistance path is provided by the parallel field plates, 
through a proper choice of the width at which the connection 
between the gate and field plates occurs. 
FIG. 7A is a device cross-section, FIG. 7B is a device top 
view and FIG. 7C is a device cross-section illustrating 
examples of multiple field plate structures for reduced gate 
resistance. Moreover, having a field plate covering the gate 
source access region, such as shown in FIGS. 7A, 7B and 
7C, is also used for of modulating source access resistance 
for improving device linearity performance. 
Gallium Nitride-Based High Electron Mobility Transistor 
with Field Plates 
GaN based transistors including AlGaN/GaN High Elec 
tron Mobility Transistors (HEMTs) are capable of very high 
Voltage and high power operation at RF. microwave and 
millimeter-wave frequencies. However, electron trapping 
and the ensuing difference between DC and RF character 
istics has limited the performance of these devices. SiN 
passivation has been Successfully employed to alleviate this 
trapping problem, resulting in high performance devices 
with power densities over 10 W/mm at 10 GHz. For 
example, 3 discloses methods and structures for reducing 
the trapping effect in GaN transistors. However, due to the 
high electric fields existing in these structures, charge trap 
ping is still an issue. 
The present invention has been successfully utilized for 
improving the performance of AlGaN/GaN HEMT power 
devices. At 4 GHz operation, power densities of 12 W/mm 
and 18.8 W/mm have been achieved for devices on sapphire 
and silicon carbide substrate, respectively. Due to the sim 
plicity of the processing step involved in the field plate 
fabrication, the present invention can be used in the devel 
opment of AlGaN/GaN HEMTs technology and other semi 
conductor devices. Using properly designed multiple field 
plates greatly improves both breakdown and large RF signal 
performance in Such devices. 
A GaN-based HEMT includes a channel layer and a 
barrier layer on the channel layer. Metal source and drain 
ohmic contacts are formed in contact with the barrier layer. 
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A gate contact is formed on the barrier layer between the 
Source and drain contacts and a spacer layer is formed above 
the barrier layer. The spacer layer may be formed before or 
after formation of the gate contact. The spacer layer may 
comprise a dielectric layer, a layer of undoped or depleted 
AlGaN (0<=x<=1) material, or a combination thereof. A 
conductive field plate is formed above the spacer layer and 
extends a distance Lf (field plate distance) from the edge of 
the gate contact towards the drain contact. The field plate 
may be electrically connected to the gate contact. In some 
embodiments, the field plate is formed during the same 
deposition step as an extension of the gate contact. In other 
embodiments, the field plate and gate contact are formed 
during separate deposition steps. This arrangement may 
reduce the peak electric field in the device resulting in 
increased breakdown voltage and reduced trapping. The 
reduction of the electric field may also yield other benefits 
Such as reduced leakage currents and enhanced reliability. 
An embodiment of the invention is illustrated in FIG. 8, 
which is a schematic cross-section of a unit cell 30 of a 
nitride-based HEMT device. Specifically, the device 30 
includes a Substrate 32, which may comprise silicon carbide, 
Sapphire, spinel, ZnO, Silicon or any other material capable 
of Supporting growth of Group III-nitride materials. An 
AlGaN (0<=Z<=1) nucleation layer 34 is grown on the 
Substrate 32 via an epitaxial crystal growth method, such as 
MOCVD (Metalorganic Chemical Vapor Deposition), 
HVPE (Hydride Vapor Phase Epitaxy) or MBE (Molecular 
Beam Epitaxy). The formation of nucleation layer 34 may 
depend on the material of substrate 32. For example, meth 
ods of forming nucleation layer 34 on various Substrates are 
taught in 4 and 5. Methods of forming nucleation layers 
on silicon carbide substrates are disclosed in 6, 7 and 8. 
A high resistivity Group III-nitride channel layer 36 is 
formed on the nucleation layer 34. Channel layer 36 may 
comprise AlGaIn-N (0<=x<=1, 0< y<=1, x+y=1). 
Next, an AlGaN (0<=x<=1) barrier layer 38 is formed on 
the channel layer 36. Each of the channel layer 36 and 
barrier layer 38 may comprise Sub-layers that may comprise 
doped or undoped layers of Group III-nitride materials. 
Exemplary structures are illustrated in 3, 9, 10, 11 and 
12. Other nitride-based HEMT structures are illustrated in 
13 and 14. 
In the embodiment illustrated in FIG. 8, a Group III 
nitride semiconductor spacer layer 40 is grown on the 
AlGaN barrier layer 28. Spacer layer 40 may have a 
uniform or graded composition. Spacer layer 40 may be 
undoped and/or may be designed to be fully depleted as 
grOWn. 
Source 42 and drain 44 electrodes are formed making 
ohmic contacts through the barrier layer 38 such that an 
electric current flows between the source and drain elec 
trodes 42, 44 via a two-dimensional electron gas (2DEG) 
induced at the heterointerface between the channel layer 36 
and barrier layer 38 when a gate electrode 46 is biased at an 
appropriate level. The formation of Source and drain elec 
trodes 42, 44 is described in detail in the patents and 
publications referenced above. 
The spacer layer 40 may be etched and the gate electrode 
46 deposited such that the bottom of the gate electrode 46 is 
on the surface of barrier layer38. The metal forming the gate 
electrode 46 may be patterned to extend across spacer layer 
40 so that the top of the gate 46 forms a field plate structure 
48 extending a distance Lf away from the edge of gate 46 
towards drain 44. Stated differently, the part of the gate 46 
metal resting on the spacer layer 40 forms an epitaxial field 
plate 48. Finally, the structure is covered with a dielectric 
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passivation layer 50 such as silicon nitride. Methods of 
forming the dielectric passivation 50 are described in detail 
in the patents and publications referenced above. 
Other embodiments of the invention are illustrated in FIG. 
9, which is a schematic cross-section of a unit cell 30 of a 
nitride-based HEMT device having a different configuration 
from the device illustrated in FIG. 8. The substrate 32, 
nucleation layer 34, channel layer 36 and barrier layer 38 in 
the device 30 illustrated in FIG. 9 are similar to the corre 
sponding layers illustrated in FIG.8. In some embodiments, 
the Substrate 32 comprises semi-insulating 4H SiC com 
mercially available from Cree, Inc. of Durham, N.C., the 
nucleation layer 34 is formed of AlN, and the channel layer 
36 comprises a 2 um thick layer of GaN:Fe, while barrier 
layer 38 comprises 0.8 nm of AlN and 22.5 nm of AlGaN. 
wherein x=0.195, as measured by PL (photoluminescence). 
The gate electrode 46 is formed after formation of barrier 
layer 38 and passivation layer 50 is deposited on the device. 
A field plate 48 is then formed on the passivation layer 50 
overlapping the gate 46 and extending a distance Lf in the 
gate-drain region. In the embodiment illustrated in FIG. 9. 
passivation layer 50 serves as a spacer layer for the field 
plate 48. The overlap of the field plate 48 above the gate 46 
and the amount of extension in the gate-drain region may be 
varied for optimum results. Field plate 48 and gate 46 may 
be electrically connected with a via or other connection (not 
shown). 
In some embodiments, the field plate 48 may extend a 
distance Lf of 0.2 to 1 Lum. In some embodiments, the field 
plate 48 may extend a distance Lf of 0.5 to 0.9 um. In 
preferred embodiments, the field plate 48 may extend a 
distance Lf of 0.7 Lum. 
A GaN-based HEMT structure in accordance with the 
embodiment of FIG. 9 was constructed and tested. The 
device achieved a power density of 32 W/mm with 55% 
Power Added Efficiency (PAE) operating at 120 V and 4 
GHZ. 
The effect of field plate distance (Lf) on device perfor 
mance was tested. Devices were fabricated generally in 
accordance with the embodiment of FIG. 9 except that the 
field plate length Lif was varied from a distance of 0 to 0.9 
um. The PAE of the resulting devices was then measured. As 
illustrated in FIG. 10, the PAE showed improvement once 
the field plate length was extended to 0.5 um, with an 
optimum length of about 0.7 um. However, the optimum 
length may depend on the specific device design as well as 
operating Voltage and frequency. 
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CONCLUSION 
This concludes the description of the preferred embodi 
ment of the present invention. The foregoing description of 
one or more embodiments of the invention has been pre 
sented for the purposes of illustration and description. It is 
not intended to be exhaustive or to limit the invention to the 
precise form disclosed. Many modifications and variations 
are possible in light of the above teaching. It is intended that 
the scope of the invention be limited not by this detailed 
description, but rather by the claims appended hereto. 
What is claimed is: 
1. A method of fabricating one or more gate field plates, 
comprising: 
providing a dielectric material layer directly on an active 
region and directly on a gate of a device; 
etching the dielectric material layer; and 
evaporating metal onto the dielectric material layer, after 
etching the dielectric material layer, to create at least 
one field plate, wherein: 
(i) none of the dielectric material layer provided on the 
active region of the device is removed to expose the 
active region; 
(ii) the at least one field plate is created on the dielectric 
material layer and at least overlaps the gate above the 
active region; and 
(iii) the gate is directly on the active region. 
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2. The method of claim 1, further comprising controlling 
the field plate's operation, a breakdown voltage of the 
device, and a radio frequency (RF) performance of the 
device, by varying one or more parameters comprising field 
plate offset with respect to the gate and other field plates, a 5 
number of the at least one field plate, the at least one field 
plate’s length, the dielectric material layers thickness, and 
the electrical connection between the at least one field plate 
and the gate. 
3. The method of claim 1, further comprising creating 
multiple connections using multiple gate field plates in order 
to reduce gate resistance. 
4. The method of claim 1, wherein the field plate is 
positioned in a gate drain access region, thereby providing 
a capability of modulating the active region, resulting in a 
decrease of surface traps effect that prevent proper device 
operation under large radio frequency (RF) signals. 
5. The method of claim 1, further comprising preventing 
any exposure of the Surface of the active region to the dry or 20 
wet etch process that may induce damage in the device. 
6. The method of claim 1, further comprising depositing 
a parallel gate contact on top of the dielectric material layer 
by properly adjusting the dielectric material layer's thick 
ness, in order to significantly reduce gate resistance, 25 
wherein: 
the parallel gate contact is formed by electrically con 
necting the gate and the at least one field plate on 
extrinsic regions, and 
the dielectric material layer's thickness is selected to 30 
ensure one or more parasitic capacitances added by the 
at least one field plate are reduced compared to those of 
an intrinsic device. 
7. The method of claim 1, wherein the device is a field 
effect transistor that includes source ohmic contacts and 35 
drain ohmic contacts, gate contact and an active region. 
8. The method of claim 1, wherein: (1) the providing step comprises depositing or growing 
the dielectric material layer on intrinsic and extrinsic 
regions of the device; 40 
(2) the etching step comprises patterning the dielectric 
material layer, so that the dielectric material layer 
remains principally on the active region of the device; 
and 
(3) the evaporating step comprises creating the at least 45 
one field plate on the patterned dielectric material layer, 
wherein gate and field plate contacts are electrically 
connected at least at one side of the device's extrinsic 
region, providing a low resistance connection therebe 
tWeen. 50 
9. The method of claim 8, further comprising a plurality 
of the at least one field plate, and controlling the dielectric 
material layer's thickness between the field plates in order to 
achieve proper radio frequency (RF) operation of the device. 
10. The method of claim 8, wherein the patterning step (2) 55 
comprises patterning the dielectric material layer by a dry or 
wet etch process or by a lift-off process. 
11. The method of claim 8, wherein the creating a field 
plate step (3) further comprises evaporating a field plate on 
the patterned dielectric material layer before the gate and 60 
field plate contacts are electrically shorted. 
12. The method of claim 8, wherein steps (1)–(3) are 
repeated to create a plurality of the field plates. 
13. The method of claim 8, wherein the field plate has a 
resistance Rf that is equivalent to a gate resistance Rg. 65 
14. The method of claim 8, wherein the at least one field 
plate is connected to both sides of the device active region. 
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15. The method of claim 8, further comprising creating 
multiple connections between the gate and the at least one 
field plate to decrease gate resistance. 
16. The method of claim 15, wherein the creating the 
multiple connections step further comprises etching a small 
portion of the active region prior to deposition of the gate to 
create the multiple connections between the gate and the at 
least one field plate. 
17. The method of claim 15, further comprising spacing 
between a plurality of the active regions to engineer a 
thermal impedance of the device. 
18. The method of claim 15, wherein the device comprises 
a larger periphery device with a reduced number of air 
bridges as compared to a device without the multiple con 
nections, without the dielectric material layer remaining 
principally on the active region, and without the electrically 
shorted gate and at least one field plate. 
19. The method of claim 15, wherein the creating multiple 
connections step further comprises creating the multiple 
connections without a T-shape in order to lower gate resis 
tance. 
20. The method of claim 15, further comprising a plurality 
of the at least one field plate, wherein the creating multiple 
connections step further comprises creating the multiple 
connections using parallel field plates. 
21. The method of claim 20, wherein the creating the field 
plate step further comprises the step of creating the field 
plate covering the gate source access region in order to 
modulate source access resistance for improving device 
linearity performance. 
22. The method of claim 1, wherein a gate and the at least 
one field plate are only electrically connected at one or more 
sides of an extrinsic region of the device, and gate resistance 
is reduced by controlling a width at which a connection 
between a gate and the field plates occurs. 
23. The method of claim 1, wherein the device is a group 
III-nitride field effect transistor and the active region com 
prises a barrier layer on a channel layer Such that a two 
dimensional electron gas is confined in the channel layer. 
24. The method of claim 1, further comprising evaporat 
ing the metal on the etched dielectric, wherein the at least 
one field plate is electrically shorted to and overlaps with a 
contact to the gate at least outside a lateral boundary of the 
active region. 
25. The method of claim 24, wherein the gate is directly 
on a semiconductor that confines a conducting channel in the 
transistor. 
26. A method of fabricating a device, comprising: 
(a) providing a dielectric material directly on a barrier 
layer of an active region of a device, the active region 
comprising the barrier layer directly on a channel layer; 
(b) providing an opening in the dielectric material for 
depositing a gate on the device, wherein the barrier 
layer is exposed in the opening; and 
(c) providing metal onto the dielectric material to create 
at least one field plate: 
wherein no material provided on the barrier layer, after 
formation of the barrier layer, is removed to expose the 
barrier layer except at the opening for the gate and in 
Source and drain contact regions of the barrier layer, the 
material comprising the dielectric material, or semi 
conductor material, or the dielectric material and the 
semiconductor material. 
27. The method of claim 26, further comprising a plurality 
of the at least one field plate, and controlling the dielectric 
materials thickness between the field plates in order to 
achieve proper radio frequency (RF) operation of the device. 
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28. The method of claim 26, wherein steps (a)-(b) are 
repeated to create a plurality of the at least one field plate. 
29. The method of claim 26, wherein the device is a 
transistor, the gate is directly on the barrier layer, and the 
barrier layer is a structure that confines a conductive channel 5 
of the transistor. 
30. The method of claim 26, wherein the gate and the at 
least one field plate of the device are electrically connected 
and overlap with each other at least outside the active region, 
as viewed from a top of the device. 
31. The method of claim 23, wherein the device is a group 
III-nitride field effect transistor. 
32. The method of claim 26, wherein an amount of the 
overlap between the field plate and the gate, an amount of 
extension of the field plate across the dielectric material, a 
composition of the dielectric material, and a thickness of the 
dielectric material are controlled to improve frequency per 
formance of the transistor. 
33. A method of fabricating a gated device, comprising: 
providing an undoped semiconductor spacer layer on an 
active region of a device, the active region comprising 
a barrier layer on a channel layer; 
providing a source contact on the barrier layer and a drain 
contact on the barrier layer; 
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providing an opening in the semiconductor spacer layer 
for a gate; 
depositing a gate in the opening; and 
creating a field plate directly on the semiconductor spacer 
layer; 
wherein: 
none of the semiconductor spacer layer provided on the 
barrier layer of the device is removed to expose the 
barrier layer-except at the opening for the gate and in 
Source and drain contact regions of the barrier layer, 
the source contact and the drain contact extend through 
the barrier layer to the channel layer, and 
the field plate is electrically connected to the gate. 
34. The method of claim 33, wherein: 
the device is a group III-nitride field effect transistor, and 
the semiconductor spacer layer has a doping level that is 
not selected to impact the device's performance, the 
device's performance including frequency perfor 
aICC. 
35. The method of claim 33, wherein a two dimensional 
electron gas is confined in the channel layer. 
36. The method of claim 33, wherein the spacer layer is 
not a barrier layer. 
